

EXPERIMENT: 200Mrads cold (-20C):

OVERVIEW:

1st. Irradiation at -20C, up to 200Mrads.

2nd. Room temperature annealing for one month.

3rd. High temperature annealing, 60C, 20 days. Measurements were taken at 60C.

4th. High temperature annealing, 100C, 2 days. Measurements taken at 100C.

Results of three tests are included, repeated for several TID and in different time stamps during annealing:

1. Vctrl sweep for REG transistors VCO (measuring the frequency vs Vctrl).

2. Vctrl sweep for ELT transistors VCO (measuring the frequency vs Vctrl).


3. Skip test for ELT transistor VCO. The voltage used for the VCO (Vctrl)

in the skip test depends on the results obtained in 2: it uses the voltage needed in 2 to reach around 50MHz (the software reads the results of the previous test and it takes the Vctrl that makes the VCO oscillate with the closest frequency to 50MHz but always below 50MHz).


(More data is available for other TIDs, here only some of the points are shown).

1. Vctrl sweep for REG transistors VCO (measuring the frequency vs Vctrl).


Pre-rad room T VCO REG




Pre-rad -20°C VCO REG




# 10Mrad VCO REG




# 40Mrad VCO REG



# 100Mrad VCO REG




# 150Mrad VCO REG







# 200Mrad VCO REG




# Beginning annealing room T VCO REG




# End 1month annealing room T VCO REG




Beginning annealing 60°C VCO REG




# End annealing 60°C VCO REG



Beginning annealing 100°C VCO REG




### 2 days annealing 100°C VCO REG




2. Vctrl sweep for ELT transistors VCO (measuring the frequency vs Vctrl).




# Pre-rad room T VCO ELT




Pre-rad -20°C VCO ELT




# 10Mrad VCO ELT




# 40Mrad VCO ELT




# 100Mrad VCO ELT




# 150Mrad VCO ELT



# 200Mrad VCO ELT




# Beginning annealing room T VCO ELT







# End 1month annealing room T VCO ELT




Beginning annealing 60°C VCO ELT




# End annealing 60°C VCO ELT



# Beginning annealing 100°C VCO ELT




### 2 days annealing 100°C VCO ELT




3. Skip test for ELT transistor VCO.

# Pre-rad room T VCO ELT




# Pre-rad -20°C VCO ELT




Pre-rad -20°C  
F1=44.7557MHz  
F2=44.6543MHz  
Vctrl=0.48421V




# 10Mrad VCO ELT




# 40Mrad VCO ELT




# 100Mrad VCO ELT




# 150Mrad VCO ELT




# 200Mrad VCO ELT




# Beginning annealing room T VCO ELT



# End 1month annealing room T VCO ELT




# Beginning annealing 60°C VCO ELT






# End annealing 60°C VCO ELT



End annealing  
60°C  
F1=48.5477MHz  
F2=48.5164MHz  
Vctrl=0.48421V

# Beginning annealing 100°C VCO ELT



# 2 days annealing 100°C VCO ELT

